Computer Architecture
Understand instruction sets, pipelines, memory hierarchies, and performance tradeoffs.
Attempts
0
Completed study sessions in this course.
Study lanes
6
Quiz, exam, and homework sets currently available.
Reference stack
3
Linked resources plus notes and course-specific reference sheets.
What lives here
Public study materials, course notes, and the full practice bank for this course lane.
Notes stack
One course note, one cheat sheet, and 3 linked external references.
Topic signals
Start one quiz to unlock topic-level mastery signals.
Mode switcher
Quiz practice
Work through mastery-focused practice sets with clear review loops and study-mode variants.
Topic 1: ISA Fundamentals & Performance
ISA categories, Flynn's Taxonomy, processor performance calculations, and RISC-V basics — directly from Assignment 1 and Topic 1 lectures.
Best score
0%
Last score
Not attempted
RISC-V Assembly & Machine Code
C-to-assembly translation, machine code encoding/decoding, function calls with stack — from Assignments 2–5 and Midterm exam.
Best score
0%
Last score
Not attempted
Pipeline, Hazards & Branch Prediction
5-stage pipeline analysis, RAW hazard detection, forwarding, stalls, and 2-bit branch prediction — from Topic 2 lectures and Midterm exam.
Best score
0%
Last score
Not attempted
Topic mastery
No topic data yet. Start a quiz to unlock mastery bars.
Preview the lane
Quiz lane
Frequent practice, low friction, best for topic repetition and cadence.
Exam lane
Pressure-tested reps with stronger timing focus and fewer recovery cues.
Homework lane
Longer-form work with review patterns that feel closer to an assignment desk.